
MAX19713
10-Bit, 45Msps, Full-Duplex
Analog Front-End
______________________________________________________________________________________
19
Figure 5. Tx DAC System Timing Diagram
tDSQ
tDSI
Q: N - 2
I: N - 1
D0–D9
CLK
ID
QD
Q: N - 1
I: N
Q: N
I: N + 1
N - 2
N - 1
N
N - 2
N - 1
N
tDHQ
tDHI
Figure 4. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs
0
°
FULL SCALE = 1.26V
VCOMD = 1.06V
ZERO SCALE = 0.86V
0V
COMMON-MODE LEVEL
EXAMPLE:
Tx RFIC INPUT REQUIREMENTS
DC COMMON-MODE BIAS = 0.9V (MIN), 1.3V (TYP)
BASEBAND INPUT =
±400mV DC-COUPLED
90
°
MAX19713
SELECT CM1 = 0, CM0 = 0
VCOMD = 1.06V
VFS =
±400mV
Tx DAC
CH-ID
Tx DAC
CH-QD